

**A832-4X4-66T2 DRAM SIMM FPM**

8MX32 DRAM SIMM using 4MX4, 2K Refresh, 5V

**GENERAL DESCRIPTION**

The Advantage A832-4X4-66T2 is a 8MX32 Dynamic RAM high-density memory module. The Advantage A832-4X4-66T2 consists of eight CMOS 4MX4 bit DRAMs in 24-pin SOJ package mounted on a 72-pin glass-epoxy substrate. Two 0.1uF (or 0.22uF) decoupling capacitors are mounted on the printed circuit board in parallel for each DRAM. The A832-4X4-66T2 is a Single In-line Memory Module with edge connections and is intended for mounting into 72-pin edge connectors sockets.

**FEATURES**

- Part Identification  
**A832-4X4-66T2**
- Fast Page Mode Operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- TTL compatible inputs and outputs
- Single 5V+/- 10% power supply
- JEDEC standard PDPin & pinout
- PCB: **Height(1.000mil)**, single sided component

**PIN CONFIGURATIONS (Front/Back)**

**PIN NAMES**

1	V <sub>ss</sub>	29	A11	57	DQ12
2	DQ0	30	V <sub>cc</sub>	58	DQ28
3	DQ16	31	A8	59	V <sub>cc</sub>
4	DQ1	32	A9	60	DQ29
5	DQ17	33	Res(RAS1)	61	DQ13
6	DQ2	34	RAS0	62	DQ30
7	DQ18	35	NC	63	DQ14
8	DQ3	36	NC	64	DQ31
9	DQ19	37	NC	65	DQ15
10	V <sub>cc</sub>	38	NC	66	NC
11	NC	39	V <sub>ss</sub>	67	PD1
12	A0	40	CAS0	68	PD2
13	A1	41	CAS2	69	PD3
14	A2	42	CAS3	70	PD4
15	A3	43	CAS1	71	NC
16	A4	44	RAS0	72	V <sub>ss</sub>
17	A5	45	Res(RAS1)		
18	A6	46	NC		
19	A10	47	W		
20	DQ4	48	NC		
21	DQ20	49	DQ8		
22	DQ5	50	DQ24		
23	DQ21	51	DQ9		
24	DQ6	52	DQ25		
25	DQ22	53	DQ10		
26	DQ7	54	DQ26		
27	DQ23	55	DQ11		
28	A7	56	DQ27		

A0 ~ A11	Address inputs(4K)
A0~A10	Address Inputs(2K)
DQ0~DQ31	Data input/output
<u>W</u>	Read/Write Enable
<u>RAS0</u>	Row Address Strobe
<u>CAS0~CAS3</u>	Col. address strobe
PD1~PD4	Presence Detect
V <sub>cc</sub>	Power(+5V)
V <sub>ss</sub>	Ground
NC	No Connection

\*These pins are not used on this module  
 \*\*These pins should be NC in the system that does not support SPD




**PIN CONFIGURATION DESCRIPTION**

<b>Pin</b>	<b>Name</b>	<b>Input Function</b>
A0 ~ A11	Address	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA11, Column address : CA0 ~ CA9
$\overline{\text{RAS}}$	Row address strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
$\overline{\text{CAS}}$	Column address strobe	Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.
W	Write enable	Enables write operation and row precharge. Latches data in starting from $\overline{\text{CAS}}$ , WE active.
DQ0 ~ DQ31	input/output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power supply/ground	Power and ground for the input buffers and the core logic.



FUNCTIONAL BLOCK DIAGRAM

72 PIN X32 DRAM SIMM, 1 BANK WITH X4 DRAMS



Advantage Memory Corporation reserves the right to change products and specifications without notice

**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-1.0 ~ 7.0	V
Voltage on V <sub>DD</sub> supply relative to Vss	V <sub>DD</sub> , V <sub>DDQ</sub>	-1.0 ~ 7.0	V
Storage temperature	T <sub>STG</sub>	-55 ~ +150	°C
Power dissipation	P <sub>d</sub>	16	W
Short circuit current	I <sub>OS</sub>	50	mA

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to recommended condition. Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

**DC OPERATING CONDITIONS AND CHARACTERISTICS**

Recommended operating conditions (Voltage referenced to V<sub>SS</sub> = 0V, T<sub>A</sub> = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	2.0	0	0	V
Input high voltage	V <sub>IH</sub>	2.4	-	V <sub>CC</sub> +1*1	V
Input low voltage	V <sub>IL</sub>	-1.0*2	-	0.8	V

\*1 : V<sub>CC</sub>+2.0V/20ns, Pulse width is measured at V<sub>CC</sub>

\*2 : -2.0V/20ns, Pulse width is measured at V<sub>SS</sub>

**CAPACITANCE** (V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C, f = 1MHz)

Pin	Symbol	Min	Max	Unit
Input capacitance[A0-A11(A10)]	C <sub>N1</sub>	-	100	pF
Input capacitance[W]	C <sub>N2</sub>	-	130	pF
Input capacitance[RAS0]	C <sub>N3</sub>	-	70	pF
Input capacitance[CAS0-CAS3]	C <sub>N4</sub>	-	30	pF
Input/Output capacitance[DQ0-31]	C <sub>DQ1</sub>	-	20	pF



Advantage Memory Corporation reserves the right to change products and specifications without notice

**DC CHARACTERISTICS**

(Recommended operating condition unless otherwise noted, TA = 0 to 70°C)

Parameter	Symbol	Speed	A832-4X4-66T2		Unit
			Min	Max	
Operating current	Icc1	-50 -60	- -	896 816	mA
Standby Current	Icc2	Don't care	-	32	mA
RAS Only Refresh Current	Icc3	-50 -60	- -	896 816	mA
EDO Mode Current	Icc4	-50 -60	- -	736 656	mA
Standby Current	Icc5	Don't care	-	16	mA
CAS-Before-RAS Refresh Current	Icc6	-50 -60	- -	896 816	mA
Input Leakage Current	IIL	Don't care	-40	80	uA
Output Leakage Current	IOL	Don't care	-5	10	uA
Output High Voltage Level	VOH	Don't care	2.4	-	V
Output Low Voltage Level	VOL	Don't care	-	0.4	V

- Icc1 : Operating Current \* ( $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , Address cycling @trc=min)
- Icc2 : Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=\overline{\text{W}}=V_{IH}$ )
- Icc3 : RAS Only Refresh Current \* ( $\overline{\text{CAS}}=V_{IH}$ ,  $\overline{\text{RAS}}$  cycling @trc=min)
- Icc4 : EDO Mode Current \* ( $\overline{\text{RAS}}=V_{IL}$ ,  $\overline{\text{CAS}}$  Address cycling : tHPC=min)
- Icc5 : Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=\overline{\text{W}}=V_{CC}-0.2V$ )
- Icc6 : CAS-Before-RAS Refresh Current \* ( $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  cycling @trc=min)
- I(L) : Input Leakage Current (Any input  $0 < V_{IN} < V_{CC} + 0.5V$ , all other pins not under test=0 V)
- I(O(L)) : Output Leakage Current (Data Out is disabled,  $0V < V_{OUT} < V_{CC}$ )
- VOH : Output High Voltage Level (IOH = -5mA)
- VOL : Output Low Voltage Level (IOL = 4.2mA)

**\*NOTE:** Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the the output open. Icc is specified as an average current. In Icc1 and Icc3, address can be changed maximum once while RAS=VIL. In Icc4, address can be changed maximum once within one EDO mode cycle, tHPC.



**AC CHARACTERISTICS**

Parameter	Symbol	-50		-60		Unit	Note
		Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		ns	1
Access time from $\overline{\text{RAS}}$	tRAC		50		60	ns	
Access time from $\overline{\text{CAS}}$	tCAC		13		15	ns	1
Access time from column address	tAA		25		30	ns	1
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	0		0		us	
Output buffer turn-off delay from $\overline{\text{CAS}}$	tCEZ	0	13	0	15	ns	1
Transition time(rise and fall)	tT	3	50	3	50	ns	
$\overline{\text{RAS}}$ precharge time	tRP	30		40		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	50	10K	60	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	13		15		ns	
$\overline{\text{CAS}}$ hold time	tCSH	50		60		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	13	10K	15	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	20	37	20	45	ns	
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	25	15	30	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		ns	1
Row address set-up time	tASR	0		0		ns	1
Row address hold time	tRAH	10		10		ns	4
Column address set-up time	tASC	0		0		ns	5
Column address hold time	tCAH	10		10		ns	
Column address to $\overline{\text{RAS}}$ lead time	tRAL	25		30		ns	4
Read command set-up time	tRCS	0		0		ns	5
Read command hold time referenced to $\overline{\text{CAS}}$	tRAL	0		0		ns	3
Read command hold time referenced to $\overline{\text{RAS}}$	tRCH	0		0		ns	3
Write command hold time	tRRH	10		10		ns	3
Write command pulse width	tWCH	10		10		ns	
Write command to $\overline{\text{RAS}}$ lead time	tWP	13		15		ns	2
Write command to $\overline{\text{CAS}}$ lead time	tRWL	13		15		ns	
Data-in set-up time	tCWL	0		0		ns	
Data-in hold time	tDS	10		15		ns	
Refresh period (4K Ref)	tDH		64		64	ms	
Refresh period (2K Ref)	tREF		32		32	ms	
Write command set-up time	tREF	0		0		ns	
$\overline{\text{CAS}}$ setup time( $\overline{\text{CAS}}$ -before $\overline{\text{RAS}}$ refresh)	tCSR	5		5		ns	
$\overline{\text{CAS}}$ hold time( $\overline{\text{CAS}}$ -before $\overline{\text{RAS}}$ refresh)	tCHR	10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	tRPC	5		5		ns	
$\overline{\text{CAS}}$ precharge time (C-B-R counter test)	tCPT	20		20		ns	
Access time from $\overline{\text{CAS}}$ precharge	tCPA		30		35	ns	
Hyper page mode cycle time	tHPC	35		40		ns	
$\overline{\text{CAS}}$ precharge time(Hyper page cycle)	tCP	10		10		ns	
$\overline{\text{RAS}}$ pulse width(Hyper page cycle)	tRASP	50	200K	60	200K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	tRHCP	5		5		ns	
W to $\overline{\text{RAS}}$ precharge time(C-B-R refresh)	tWRP	10		10		ns	
W to $\overline{\text{RAS}}$ hold time (C-B-R refresh)	tWRH	10		10		ns	
Output data hold time	tDOH	5		5		ns	
Output buffer turn off delay from $\overline{\text{RAS}}$	tREZ	0		0		ns	
Output buffer turn off delay from W	tWEZ	0		0		ns	
W to data delay	tWED	15		15		ns	
W pulse width (Hyper Page Cycle)	tWPE	5		5		ns	





Advantage Memory Corporation reserves the right to change products and specifications without notice

## Notes

1. An initial pause of 200us is required after power-up followed by any 8  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles before Proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring Timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the  $t_{\text{RCD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
5. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
7.  $t_{\text{WCS}}$  is non-restrictive operating parameter. It is included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} > t_{\text{WCS}}(\text{min})$ , the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
8. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
9. These parameter are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-write cycles.
10. Operation within the  $t_{\text{RAD}}(\text{max})$  limit insures That  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RAD}}(\text{max})$  is specified as reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled by  $t_{\text{AA}}$ .
11.  $t_{\text{CEZ}}(\text{max})$ ,  $t_{\text{REZ}}(\text{max})$ ,  $t_{\text{WEZ}}(\text{max})$  and  $t_{\text{OEZ}}(\text{max})$  define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
12. If  $\overline{\text{RAS}}$  goes to high before  $\overline{\text{CAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{CAS}}$  high going. If  $\overline{\text{CAS}}$  goes to high before  $\overline{\text{RAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{RAS}}$  high going.
13.  $t_{\text{ASC}} > t_{\text{CP min}}$



Engineering Drawing



Advantage Memory Corporation reserves the right to change products and specifications without notice